|
|
???tair.name??? >
???browser.page.title.author???
|
"lee jri"???jsp.browse.items-by-author.description???
Showing items 1-10 of 23 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page
| 臺大學術典藏 |
2020-06-11T07:06:12Z |
Tutorial: "Design of high-speed wireline transceivers".
|
Lee, Jri; Lee, Jri; JRI LEE |
| 臺大學術典藏 |
2020-06-11T07:06:10Z |
A 2 x 25-Gb/s Receiver With 2:5 DMUX for 100-Gb/s Ethernet
|
Wu, Ke-Chung;Lee, Jri; Wu, Ke-Chung; Lee, Jri; JRI LEE |
| 臺大學術典藏 |
2020-06-11T07:06:10Z |
W-Band BPSK and QPSK Transceivers With Costas-Loop Carrier Recovery in 65-nm CMOS Technology
|
Huang, Shih-Jou;Yeh, Yu-Ching;Wang, Huaide;Chen, Pang-Ning;Lee, Jri; Huang, Shih-Jou; Yeh, Yu-Ching; Wang, Huaide; Chen, Pang-Ning; Lee, Jri; JRI LEE |
| 臺大學術典藏 |
2020-06-11T07:06:09Z |
Study of Subharmonically Injection-Locked PLLs
|
Lee, Jri;Wang, Huaide; Lee, Jri; Wang, Huaide; JRI LEE |
| 臺大學術典藏 |
2020-06-11T07:06:09Z |
A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency Acquisition
|
Lee, Jri;Wu, Ke-Chung; Lee, Jri; Wu, Ke-Chung; JRI LEE |
| 臺大學術典藏 |
2020-06-11T07:06:05Z |
A 20Gb/s Duobinary Transceiver in 90nm CMOS.
|
Lee, Jri;Chen, Ming-Shuan;Wang, Huaide; Lee, Jri; Chen, Ming-Shuan; Wang, Huaide; JRI LEE |
| 臺大學術典藏 |
2010 |
A Fully-Integrated 77-GHz FMCW Radar Transceiver in 65-nm CMOS Technology
|
Lee, Jri;Li, Yi-An;Hung, Meng-Hsiung;Huang, Shih-Jou; Lee, Jri; Li, Yi-An; Hung, Meng-Hsiung; Huang, Shih-Jou; JRI LEE |
| 國立臺灣大學 |
2008-09 |
Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary
|
Lee, Jri; Chen, M.; Wang, H. |
| 國立臺灣大學 |
2008-06 |
A 75-GHz Phase-Locked Loop in 90-nm CMOS Technique
|
Lee, Jri; Liu, M.; Wang, H. |
| 國立臺灣大學 |
2008-03 |
A 20-Gb/s Burst-Mode Clock and Data Recovery Circuit Using Injection-Locking Technique
|
Lee, Jri; Liu, M. |
Showing items 1-10 of 23 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page
|
